Regviz

RISC-V /Machine Status (32-bit mstatus)

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as Machine Status (32-bit mstatus)

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/RISC-V/Machine Status (32-bit mstatus)#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (SIE)SIE 0 (MIE)MIE 0 (SPIE)SPIE 0 (UBE)UBE 0 (MPIE)MPIE 0 (SPP)SPP 0VS0MPP0FS0XS0 (MPRV)MPRV 0 (SUM)SUM 0 (MXR)MXR 0 (TVM)TVM 0 (TW)TW 0 (TSR)TSR 0 (SPELP)SPELP 0 (SDT)SDT 0 (SD)SD

Description

Machine Status Register

Fields

SIE

Supervisor mode interrupt enable
MIE

Machine mode interrupt enable
SPIE

Supervisor mode previous interrupt enable
UBE
MPIE

Machine mode previous interrupt enable
SPP

Supervisor Previous Privilege
VS
MPP

Machine Previous Privilege
FS

FPU Status
XS

User mode XS
MPRV

Modify PRV
SUM

Supervisor User Memory access
MXR

Make eXecutable Readable
TVM

Trap Virtual Memory
TW

Timeout Wait
TSR

Trap SRET
SPELP

Supervisor Previous Exception Level
SDT
SD

State Dirty